跳到主要內容
Intel 標誌:返回首頁
我的工具

選擇您的語言

  • Bahasa Indonesia
  • Deutsch
  • English
  • Español
  • Français
  • Português
  • Tiếng Việt
  • ไทย
  • 한국어
  • 日本語
  • 简体中文
  • 繁體中文
登入 以存取限制內容

使用 Intel.com 搜尋功能

您可以利用數種方式輕鬆搜尋整個 Intel.com 網站。

  • 品牌名稱: Core i9
  • 文件編號: 123456
  • Code Name: Emerald Rapids
  • 特殊運算子: “Ice Lake”, Ice AND Lake, Ice OR Lake, Ice*

快速連結

您也可以試試以下快速連結,查看熱門搜尋結果。

  • 產品資訊
  • 支援
  • 驅動程式和軟體

最近的搜尋

登入 以存取限制內容

進階搜尋

僅在以下條件搜尋:

Sign in to access restricted content.

此網站不建議使用您目前的瀏覽器版本。
請考慮透過下列其中一個連結,升級到最新版的瀏覽器。

  • Safari
  • Chrome
  • Edge
  • Firefox

Intel® Emulation and Prototyping

Trying to keep pace with evolving ASIC and SoC verification requirements? Learn more about how Intel's FPGA solutions enable verification of complex ASIC and SoC-based systems.

Are You Prepared for the Complexity of Next Generation ASIC Development?

ASIC and SoC-based systems continue to scale in complexity and design size, necessitating verification solutions with high levels of integration at reasonable costs. Intel's FPGA-based hardware-assisted verification solutions scale with next-generation complexity and design size, enabling shorter product cycles, faster verification, and a high degree of system integration without sacrificing cost efficacy.

Products

Intel® Stratix® 10 GX 10M FPGA

Featuring 10.2 million logic elements, 2304 user I/O pins, 308 Mb memory, and up to 48 transceivers providing up to 17.4 Gbps bandwidth, the Intel® Stratix® 10 GX 10M FPGA truly is the world's largest and is geared toward ASIC prototyping and emulation workloads.

Intel® Stratix® 10 GX 2800 FPGA

Featuring 2.7 million logic elements, 1160 user I/O pins, 244 Mb memory, and up to 96 transceivers providing up to 17.4 Gbps bandwidth, the Intel® Stratix® 10 GX 2800 FPGA is well-suited for ASIC prototyping and emulation applications.


Learn more

Resources

Intel® Stratix® 10 Direct Interface Bus (DIB) FPGA IP User Guide

Learn how to instantiate and design the DIB Intel® Stratix® 10 FPGA IP, available only for the Intel® Stratix® 10 GX 10M FPGA.

Intel® Stratix® 10 Device Family Pin Connection Guidelines

Learn how to properly make device pin connections that comply with I/O assignment and placement rules.

Intel® Stratix® 10 Configuration User Guide

Learn about supported configuration schemes and how to properly configure Intel® Stratix® 10 devices.

Intel® Stratix® 10 High-Speed LVDS I/O User Guide

Learn about the architecture, features, design considerations, and implementation of Intel® Stratix® 10 High-Speed LVDS I/O.

Intel® Stratix® 10 GX FPGA Development Kit User Guide

Learn how to get started with the Intel® Stratix® 10 GX FPGA development board.

Intel® Stratix® 10 Device Datasheet

Learn about the electrical characteristics, switching characteristics, configuration specifications, and timing for Intel® Stratix® 10 devices.

Low Latency 40G for ASIC Proto Ethernet IP User Guide

Learn how to implement and design the Low Latency 40G Ethernet for ASIC Prototyping Intel® FPGA IP.

Ecosystem Spotlight

S2C Announces FPGA Prototyping System with 300M ASIC Gate Capacity Based on Four Intel® Stratix® 10 GX 10M FPGAs
PRO DESIGN's proFPGA Quad Intel® Stratix® 10 GX 10M FPGA Prototyping System Has a Prototyping Capacity of 2B ASIC Gates
Intel® Stratix® 10 and Intel® Hyperflex monolithic fabric visual graphic chip
  • Products
  • Resources
  • Ecosystem Spotlight
  • 公司資訊
  • 我們的承諾
  • 多元與包容
  • 投資人關係
  • 聯絡我們
  • 新聞室
  • 網站索引
  • Intel 徵才項目
  • © Intel 公司
  • 使用條款
  • *商標
  • 供應鏈透明
  • Cookies
  • 保密政策
  • 請勿分享我的個人資訊 California Consumer Privacy Act (CCPA) Opt-Out Icon

Intel 技術可能需要搭配支援的硬體、軟體或服務啟動。// 沒有產品或元件能提供絕對的安全性。// 您的成本和成果可能有所落差。// 效能因使用情形、配置和其他因素而異。// 請參閱我們完整的法律通知與免責聲明。// Intel 承諾致力於尊重人權,並極力避免成為侵害人權的共謀。請參閱 Intel 的全球人權原則。Intel 產品和軟體的應用必須避免導致或對國際公認人權造成侵害。

Intel 頁尾圖誌