Intel® eASIC™ Devices

Intel® eASIC™ devices are structured ASICs, an intermediary technology between FPGAs and standard-cell ASICs. These devices provide lower unit-cost and lower power compared to FPGAs and faster time to market and lower non-recurring engineering cost compared to standard-cell ASICs. The new Intel® eASIC™ N5X devices, formerly codenamed Diamond Mesa, add a hard processor system and secure device managers compatible with Intel® FPGAs to extend Intel's logic portfolio offerings.

Intel® eASIC™ Devices

Benefits

Lower Power and Unit Cost

Provides unit-cost and power reductions compared to FPGA by replacing SRAM configuration logic with patented single-via customization technology and disconnecting power from unused device structures.

Time Advantage

Faster time to market and turnaround time than traditional ASICs due to simplified design flow, customization of only a few mask layers, and when feasible no PCB change from base FPGA designs.

High Performance

The structured ASIC combines logic, memory, DSP functionality, high-speed memory interfaces, and high-speed transceivers for high-performance data plane or control plane applications.

Broad IP Support

A wealth of fully verified eASIC-ready IP cores from Intel and third-party alliance partners.

Simplified Design Flow

Intel® eASIC™ device eTools offer a framework for design conversion and validation using a combination of internally developed and industry standard third-party tools.

Market Applicability

Intel® eASIC™ devices offer custom low power1 2 3 4 5 6 solutions for a broad range of end markets such as 5G wireless, networking, military, cloud and storage, machine learning inference, consumer, video and broadcast and automotive applications.

Documentation

To access documentation for Intel® eASIC™ devices, you need a login.

Browse documentation

Get Started

Are you interested in Intel® eASIC™ devices? Contact us to learn more.

Contact us now

產品與效能資訊

1

效能因使用情形、配置和其他因素而異。請造訪 www.Intel.com.tw/PerformanceIndex 進一步瞭解。

2

效能結果係依配置中所顯示的日期測試為準,並且可能無法反映所有公開可用的安全性更新。請參閱設定檔配置的詳細資訊支援。沒有產品或元件能提供絕對的安全性。

3

沒有產品或元件能提供絕對的安全性。

4

您的成本和成果可能有所落差。

5

已估計或模擬出結果。

6

本文件中提及未來計畫或期望的聲明均為前瞻性陳述。這些陳述基於目前的期望,並且涉及許多風險和不確定性,可能導致實際結果與此類陳述中明示或隱含的結果大不相同。如需可能導致實際結果出現重大差異之因素的更多資訊,請至 www.intc.com,查看我們的最新收益發布與 SEC 文件存擋。